



Fig. 4

ADDRESS											REGISTER	ACCESS	
11	10	9	8	7	6	5	4	3	2	1	0		
1	0	0	0	0	0	0	0	0	0	0	0	INTERRUPT ACCEPT (IR)	R/W -
0	1	0	0	0	0	0	0	0	0	0	0	C (S) BASE	R/W(12ms bits)
0	0	1	0	0	0	0	0	0	0	0	0	FAULT INDICATORS (FIR)	R/W
0	0	0	1	0	0	0	X	X	X	X	X	PRIMARY INDICATORS (PIR)	R/W
0	0	0	0	1	0	0	0	0	0	0	0	HISTORICAL (HR)	R
0	0	0	0	0	1	0	X	X	X	X	0	CAPABILITY BASE C(X)B	R
0	0	0	0	0	1	0	X	X	X	X	1	CAPABILITY LIMIT C(X)L	R
0	0	0	0	0	0	1	X	X	X	X	0	DATA (D (X))	R/W
0	0	0	0	0	0	1	X	X	X	X	1	POINTER (P(X))	R/W
0	0	1	0	0	0	0	0	0	0	0	1	TEST (TR)	

Fig. 5

S	FC	D(N)	M	C(N)	ADDRESS
---	----	------	---	------	---------

Fig. 6